

F-044

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization  
International Bureau



(43) International Publication Date  
11 October 2001 (11.10.2001)

PCT

(10) International Publication Number  
**WO 01/75916 A1**

(51) International Patent Classification?: H01G 4/06, H01C 7/10, 7/13 205 Double Eagle Drive, Box 63, Surfside Beach, SC 29575 (US).

(21) International Application Number: PCT/US00/35705 (74) Agent: MOOSE, Richard, M.; Dority & Manning, Attorneys at Law, P.A., P.O. Box 1449, Greenville, SC 29602-1449 (US).

(22) International Filing Date: 28 December 2000 (28.12.2000)

(25) Filing Language: English (81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CR, CU, CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW.

(26) Publication Language: English


(30) Priority Data: 09/538,465 30 March 2000 (30.03.2000) US (84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

(71) Applicant: AVX CORPORATION [US/US]; 801 17th Avenue South, Myrtle Beach, SC 29577 (US).

(72) Inventors: HAYWORTH, Wilson; 3008 Golden Branch Lane, Raleigh, NC 27603 (US). DATTAGURU, Sriram;

[Continued on next page]

(54) Title: MULTIPLE ARRAY AND METHOD OF MAKING A MULTIPLE ARRAY



(57) Abstract: A capacitor array device (19) is described including a multiple capacitor chip for mounting upon an electronic circuit board. The device includes a device body defined by a plurality of dielectric layers and conductive layers (27-30, 39-41 a-b) arranged in a stack to form a number of adjacent capacitors. Barium titanate may be employed as a dielectric. The capacitor array device includes a plurality of terminal structures electrically connected to the electrode plates. The device typically includes a sintered body of a multilayer ceramic material in which multiple electrode layers are stacked with dielectric layers being located between the electrode layers. Multiple combinations of capacitance values may be used within the array. An array having two, three, four, five, six, or more capacitors may be constructed, such that certain of the capacitors have about the same capacitance value, while other capacitors within the array have other different capacitance values. The capacitance values among the adjacent capacitors within the array may differ by ratios as high as 1:100 or more.

WO 01/75916 A1



**Published:**

— *with international search report*

*For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*

**MULTIPLE ARRAY AND METHOD OF  
MAKING A MULTIPLE ARRAY**

Background of the Invention

The present invention relates generally to multi-layer capacitor arrays, and methods of manufacturing such arrays. In particular, the invention relates to capacitor arrays in which a plurality of capacitor units are arranged in high density for maximum efficiency while occupying a minimum amount of space on the surface of a circuit board.

High density mounting of electronic components on circuit boards is common in the electronics industry. Miniature ceramic capacitors having multiple layers have been used for some time in electronic devices such as cellular telephones, network routers, computers, and the like. The manufacturing techniques of such devices must be precise to provide for the greatly reduced size of these devices, while still affording desirable electrical operating characteristics.

Several United States patents are directed to various aspects of electronic component manufacture. For example, U.S. Patent No. 5,548,474 is directed to methods of manufacture of capacitors. The following patents also relate to such electronic components and methods of manufacture: United States Patents Nos. 5,565,838; 3,117,365; 3,538,571; 3,617,834; 3,635,759; and 4,574,438. United States Patent No. 5,880,925 is directed to a multilayer ceramic device suitable for use in surface mount decoupling applications which may utilize a single capacitor or a capacitor array. The above referenced patents are hereby

incorporated by reference into this disclosure as if fully set forth herein.

For some time, the design of various electronic components has been driven by a general 5 industry trend toward miniaturization. In this regard, a need exists for smaller electronic components having exceptional operating characteristics. For example, some applications require a large capacitance value, but are severely 10 limited in the amount of space (known as "real estate") such a capacitor may occupy on a circuit board.

Multi-layer ceramic devices, sometimes referred to as "multi-layer ceramic capacitors" or 15 "MLCC's" usually are constructed with a plurality of ceramic-electrode layers arranged in a stack. During manufacture, the layers are pressed and formed into a vertically stacked structure. MLCC's may have a single capacitor on a chip, or may 20 include several capacitors in an array.

With the desire to increase functionality and reduce the size of such components, manufacturers are looking for new ways to provide varying (i.e. multiple) capacitance values in microcircuits. 25 However, as the size of capacitors decreases, the dead space or spacing that must exist between capacitors when mounted on a circuit board becomes more and more important as a limiting factor in miniaturizing a design.

30 Thus, such capacitors typically have one pre-set capacitance value that cannot later be altered. Modernly, manufacturers are seeking ways to reduce the size and increase the flexibility of capacitor arrays. An array is a unit comprised of multiple 35 capacitors. A significant limitation of current designs is that many currently known arrayed capacitors, once installed and constructed in the

chip, are not variable as to their value (i.e.: the degree to which they can hold a charge).

5       A capacitor array having capacitors of varying value within a single chip would be highly desirable. Thus, a capacitor array design providing board manufacturers and assemblers more flexibility by affording multiple capacitance values on a single chip would be desirable. Further, an array design that can achieve these objectives while also 10 conserving space on a circuit board would be highly desirable.

Summary of the Invention

15       The present invention recognizes various disadvantages of prior art constructions and methods. Accordingly, it is one purpose of the present invention to provide various novel arrangements for the structure of a capacitor device.

20       It is a further object of the present invention to provide novel structural arrangements for a multi-layer ceramic capacitor array.

25       It is a further object of the present invention to provide a multi-layer ceramic capacitor having dual value arrays in which the array is formed using a process in which some of the capacitors in the array are formed on a first screen head, while other capacitors in the array are formed on a separate screen head. The construction of a capacitor in this way provides an 30 opportunity to have multiple capacitance values within the same capacitor array.

35       Some of these objects are achieved by a capacitor device comprising a device body defined by a plurality of first layers and a plurality of second layers arranged in a stack. The layers are constructed of a capacitor material, such as a barium titanate. The capacitor device further

includes a plurality of terminal structures electrically connected to the electrode plates in a predetermined manner.

The invention provides for a novel internal construction to achieve different capacitance values within the various elements of the chip. As one example, the device may integrate two or more different capacitance values into one standard capacitor array. A multitude of combinations are possible, including various combinations of the number of capacitors within the array, and also the value of each capacitor in farads or microfarads. The geographic location of a given capacitance value in a given array may be predetermined and selected to comply with a given manufacturing need on the surface of a circuit board. Thus, using this invention it is possible to custom manufacture capacitors for a given need on a given circuit board design, resulting in exactly the capacitance values needed, in exactly the order or location in which they are needed, while using a minimum amount of board space while doing so.

In the invention, an array is provided, comprising a first capacitor, the first capacitor having a first set of capacitor plates. Further, the first capacitor is usually capable of storing a predetermined electrical charge having a first value. Also provided is a second capacitor, the second capacitor comprising a second set of capacitor plates and also capable of storing a predetermined electrical charge having a second value. The second value may be about the same as the first value, or may be many orders of magnitude different from the first value. In many embodiments, the first value and the second value will be quite different. The capacitor array also may include capacitor plates of the first capacitor

and the capacitor plates of the second capacitor which are formed by combining alternating layers of dielectric and conductive materials.

In some embodiments, the capacitor array may 5 comprise a third capacitor having a third set of capacitor plates, the third capacitor being capable of storing a predetermined electrical charge having a third value. Still another alternative embodiment utilizes a fourth capacitor, the fourth 10 capacitor comprising a fourth set of capacitor plates, the fourth capacitor being capable of storing a predetermined electrical charge having a fourth value. There is no practical limit to the number of capacitors that may be provided in the 15 array of this invention. Arrays having five, six, seven, eight, or more capacitors may be employed, depending upon the circuit board application.

Although virtually any useful ordering or 20 arrangement of capacitors may be employed, one common arrangement of a capacitor array having four capacitors is as follows: the two "outer" capacitors on the end of the array are of about the same value, while the two "inner" capacitors are of another distinct and separate value. In this 25 particular embodiment, therefore, there is a "dual" or two value capacitor array in which two distinct capacitance values are provided on the chip (two capacitors per value in this instance). Of course, a multitude of other combinations are possible, especially as the number of capacitors on the chip 30 increases. In some embodiments, an array is provided which has a first capacitance value and a second capacitance value that differ from each other by at least a factor of 10. In other 35 embodiments, the capacitance values within a single array may differ by a factor of 100 or more.

In one embodiment of the invention, a capacitor array is provided in which the first set of capacitor plates of the first capacitor and the second set of capacitor plates of the second 5 capacitor are formed using more than one screen head in a typical wet stacking process. Further, the capacitor array may be provided in which the first set of capacitor plates comprise at least a first top plate and a first bottom plate, the 10 second set of capacitor plates comprise at least a second top plate and a second bottom plate, wherein the first top plate and the second top plate are not aligned at the same vertical level within the array. It is common to provide a capacitor array 15 in which plates of the first capacitor and plates of the second capacitor are provided at different vertical levels in the array by applying conductive material and dielectric in multiple layers during manufacture.

20 In the arrangement of capacitors in the array, a designation scheme may be used in which letters "A", "B", and "C" and so forth are used to represent capacitors that are alike in their capacitance value. Thus, the ordering and the 25 capacitance value of capacitors may be provided wherein the array may be represented by the designation ABBBA, for example. This "ABBBA" embodiment indicates an array having five capacitors in which the two capacitors at each end 30 of the array (i.e. "A" capacitors) are of one specific capacitance value, while the three capacitors in the center of the array are of another different value, designated as "B". In another embodiment, an array of five capacitors may 35 be provided by the designation ABABA, or alternatively AABAA. Other arrangements are possible as well.

In a four capacitor array, there are several possibilities, including: AAAA, ABBA, AABB, AAAB, ABAA, ABAB and the like.

In other embodiments of the invention, an electrical circuit board is presented with capacitor arrays attached to the board, in a generally planar board having on its surface a plurality of electrical current paths. Further, a capacitor array is provided comprising a first capacitor, the first capacitor comprising a first set of capacitor plates with dielectric between the plates, the first capacitor being capable of storing a predetermined electrical charge having a first value. Additionally, a second capacitor is provided, the second capacitor having a second set of capacitor plates with dielectric between the plates, the second capacitor being capable of storing a predetermined electrical charge having a second value. In some embodiments, there also is provided in the array a third capacitor, the third capacitor comprising a third set of capacitor plates with dielectric between the plates. The third capacitor is capable of storing a predetermined electrical charge having a third value. A fourth capacitor with a fourth set of capacitor plates with dielectric between the plates, the fourth capacitor being capable of storing a predetermined electrical charge having a fourth value. Other variations are possible as well.

Additionally, a method of making a capacitor array is disclosed which comprises providing a plurality of layers of dielectric material. Further, a plurality of layers of conductive material also are provided, the conductive material being located generally between layers of dielectric material. Then, the conductive material

is hardened to form conductive plates, the conductive plates being adapted for interconnection to each other or to terminations capable of communicating with a circuit board. Then, the 5 layers are stacked with dielectric material and conductive plates in a predetermined arrangement. In the method, the spacing of the conductive plates is provided to facilitate an appropriate capacitance value between the plates. Next, a 10 first capacitor is formed, the first capacitor comprising a first set of capacitor plates, the first capacitor being capable of storing a predetermined electrical charge having a first value. A second capacitor is formed having a 15 second set of capacitor plates, the second capacitor being capable of storing a predetermined electrical charge having a second value. Other methods employing three, four, five, six, or more capacitors in the array are possible, with a 20 multitude of combinations of capacitance value and location on the array being possible.

In one embodiment of the invention, a resistor array, rather than a capacitor array, is provided, having a first resistor, the first resistor 25 comprising a first set of plates, the first resistor being capable of resisting an electrical charge by an amount having a first value, and also a second resistor, the second resistor comprising a second set of resistor plates, the second resistor 30 being capable of resisting an electrical charge by an amount having a second value.

In one embodiment of the invention, a varistor (voltage dependent resistor) array is provided, comprising a first varistor, the first varistor 35 comprising a first set of plates, the first varistor being capable of absorbing a voltage transient of an electrical charge by an amount

having a first value. Further, a second varistor is also part of the array, the second varistor comprising a second set of plates, the second varistor being capable of absorbing a voltage transient of an electrical charge by an amount having a second value.

5 A full and enabling disclosure of the present invention, including the best mode thereof, to one of ordinary skill in the art, is set forth more particularly in the remainder of the specification, including reference to the accompanying drawings provided in this specification. It is to be recognized, however, that the drawings show representative examples but do not limit the number 10 of combinations and sub-combinations that may be possible in application of this invention in a manner consistent with the written description.

15 Brief Description of the Drawings

20 A full and enabling disclosure of the present invention, including the best mode thereof, to one of ordinary skill in the art, is set forth more particularly in the remainder of the specification, including reference to the accompanying drawings, in which:

25 Figure 1 is a perspective view of an array comprising four capacitors shown mounted on the surface of a printed circuit board;

Figure 2 shows a perspective exploded internal view of the array of Figure 1;

30 Figure 3 is a cross-sectional view as taken along line 4-4 of Figure 1;

Figure 4 is a cross-sectional view as taken along line 2-2 of Figure 1;

35 Figure 5 shows a side view of one portion of a four capacitor array in which the outer capacitors (C1 and C4) are of the same capacitance value,

while the inner capacitors C2 and C3 are provided with a different and distinct capacitance value;

Figure 6 shows an electrical diagram of the chip shown in Figure 5;

5 Figure 7 shows an internal cross-sectional view along line 5-5 of Figure 1;

Figure 8 illustrates an alternative embodiment of the invention having five capacitors in an array, configured as ABBBA;

10 Figure 9 shows an another alternate configuration of the invention having a six capacitor array, shown as AABBA;

15 Figure 10 is an illustration of still another embodiment of a six capacitor array of the type designated ABABAB;

Figure 11 shows a two element dual capacitor array (i.e. AB) having two different capacitance values; and

20 Figure 12 shows still another embodiment of a six capacitor array having three different capacitance values, designated as ABCCBA.

25 Repeated use of reference characters in the present specification or drawings is intended to represent analogous features or elements of the invention.

#### Detailed Description of the Invention

30 It is to be understood by one skilled in the art that the present discussion is a description of exemplary embodiments only, and is not intended as limiting the broader aspects of the present invention, which broader aspects are embodied in the exemplary constructions.

35 In the past few years, the miniaturization of cellular telephones, laptop computers and other such electronic devices has caused passive electronic component manufacturers to integrate components, such as capacitors, into smaller

surface mountable packages or arrays. Integrated passive components ("IPCs") such as the capacitor arrays described herein offer a number of advantages in circuit board and layouts. Capacitor arrays offer space and cost savings, which may include increased capacitance per unit area and increased throughput during manufacturing and chip handling.

Several combinations of capacitance values may be provided in an array that is manufactured on the same production run. According to industry practice, the size of such devices may be expressed as a number "XXYY" with XX and YY being the length and width, respectively, of the component in hundredths of an inch.

Recently, miniaturization of electronic components has been accomplished using a reduction in the size of active electronic components. Additionally, there is a desire to reduce the size of passive components, such as capacitors. In applications for which space savings is a necessity, some manufacturers use separate, individually surface mounted components of smaller EIA (Electronic Industries Association) case dimensions such as, for example, 0603, 0504, and 0402. In some embodiments of this invention, it may be possible to apply these to smaller components in cases sizes as small as 0201, or even less.

A problem encountered when attempting to employ smaller capacitors in chip sizes as described is the reduction in volumes available for capacitance. For example, it is known that while 1206 and 0805 size discrete capacitors use about 40% of their total volumes for capacitance, the percentage of chip volume devoted to capacitance drops to only about 32% for 0603 chips and to less than 20% for a 0402 chip. This reduction in

capacitance volumes as chip dimensions become reduced results in part because the margins and cover structures in the devices consume a larger percentage of the total volume when using or  
5 manufacturing the smaller chip sizes.

To achieve board area savings and increase capacitance volumes in a chip, it has been common practice in the industry to combine passive components into a built-in array. Using capacitor arrays, the clearance areas and mounting pads areas that otherwise would be required around each 10 separate component sometimes may be eliminated (or at least may be reduced), leading to board space savings. Further, the EIA specifies that chips may not be thicker in cross-section than they are in width. Thus, an array configuration that 15 facilitates the manufacture of a thicker array may be made thicker than a configuration which uses separate, individual capacitors by packing more capacitance ability in a given area on a board.  
20

The process used in the internal construction of the chip, in one embodiment, uses a dual screen head ("SH") on a wet laydown stacking machine. Two or more complementary electrode patterns may be 25 screen printed at specific intervals on the dielectric layers placed on glass plates, using processes which are known by those of skill in the art in the industry.

The invention and processes described herein for making four element multi-capacitance arrays (in an 0612 and 0508 configuration) may be directly adopted into other configurations for other arrays such as, for example: (1) two element 0405 arrays, (2) two element 0508 arrays, or (3) six element 30 35 0612 arrays.

In a further embodiment, the invention may comprise symmetrical dual capacitance values for a

four element array offered in 0612 and 0508 EIA (Electronic Industries Association) case sizes.

Additional advantages of the present invention may be achieved using an electrical circuit 5 arrangement comprising a generally planar circuit board having a plurality of electrical current paths defined thereon. The arrangement further includes a capacitor device formed by a device body having terminations located on side surfaces so as to define an input pair and an output pair. The 10 device body is surface-mounted on the circuit board such that the terminations are electrically connected to respective current paths of the circuit board.

15 Board usage area for the 0508 four capacitor array in comparison to discrete 0402 chips shows the significant cost savings that may be achieved in the practice of this invention. For example, one 0508 four capacitor array occupies less space 20 than four 0402 separate capacitors. Four separate 0402 capacitors, when mounted on a board and spaced, individually occupy about 0.031" in total length, and 0.082" total in width. But, when placed in an 0508 array as provided for in this 25 invention, four capacitance values placed instead into a single chip occupies only about 0.08" in total length, and about 0.12" in total width. Thus, the total area of the 0508 array is only about 0.0096 in<sup>2</sup>, whereas the total area of the four 30 separate 0402 chips, when mounted with appropriate spacing, is significantly greater, i.e. about .0107 in<sup>2</sup>. Thus, using this invention, capacitance values may be placed on less "real estate" on the surface of the integrated circuit, achieving greater 35 miniaturization. This is possible, in part, by eliminating the necessity for spacing requirements required for single chips when mounted on the board

surface by using multiple capacitor arrays of a predetermined configuration.

The 0508 capacitor array has an advantage that it can be made thicker (to the maximum thickness of 5 0.05 mils), unlike the 0402 single capacitor chips in which the thickness of the capacitor chip is limited to only about 0.02 mils. Thus, in the application of this invention, it is possible to achieve higher capacitance per unit area. Besides 10 higher capacitance, the capacitor array of this invention may also reduce handling problems and placement errors that are sometimes encountered when chips are laid out on a board.

To increase the capacitance in such arrays, 15 and still secure them into the required package sizes, higher actives and thinner dielectric layers may be used. The reduction in voltage ratings on such devices enables the use of thin dielectric layers (i.e. less than about 6 um). To achieve 20 this development in materials, machine and clean room technologies have advanced as well.

One aspect of the invention includes prototyping of capacitor arrays having two or more 25 capacitor values in a single package or structure. For example, the arrays may be built with four elements (i.e. four capacitance elements) in a 0612 package configuration. The designs may incorporate a 1-2-1 layout, eliminating the need to maintain orientation of the capacitor. This allows more 30 flexibility in manufacturing by avoiding the need to orient the capacitor among two or more different orientations.

In wet stacking machine processes, which 35 construct the arrays by providing multiple layers of electrodes separated by dielectric, there are at least two methods of making such arrays. First, it is possible using a single screen head machine and

"floating electrodes" to construct, as examples, four, six, eight, or ten capacitor arrays. Further, using a dual screen head machine, it is possible to build multiple value capacitor arrays by stacking the outer elements with respect to the inner elements of the array at periodic intervals.

5 This invention also could be applied using traditional tape casting procedures, but wet stacking processes are quite useful because of 10 their accuracy, reproducibility, and ease of use.

15 In the wet stacking process, using the dual screenhead machine, it is possible to build the multiple value capacitor arrays by stacking the outer elements with respect to the inner elements 20 of the array at periodic intervals. Dual screenhead stacking of capacitor arrays sometimes provides a wider range of product offerings with the opportunity for independent adjustment of the 25 two capacitor values in the array.

20 Turning now to Figure 1, capacitor array 19 of the present invention is shown surface mounted to a printed circuit board 21. Array body 20 is inverted so that terminal structures on its "top" are electrically connected to circuit traces of the 25 circuit board 21. Traces 22a, 22b, 22c, and 22d may be seen on the upper portion of the Figure, while traces 23a, 23b, 23c, and 23d are seen on the lower portion of Figure 1. The electrical connection of the array body 20 to the traces 30 typically is supplied by solder joints 26a, 26b, 26c and 26d, which also function to maintain array body 20 in its physical location on the board. Also, solder joints 35a-d are provided on the 35 opposite side of the array body 20. Terminals 24a-d and terminals 25a-d are seen on each edge of the array body.

Referring now to Figure 2, capacitor array 19 is seen in an exploded view configured as an integrated array having a plurality of electrode plates. In particular, lower left plate 27, lower 5 right plate 28, upper left plate 29, and upper right plate 30 are shown at the corners, respectively, of Figure 2.

Plates at the same vertical level are formed at the same time, as a lay-down layer in a wet 10 stacking process. Thus, lower left plate 27 and lower right plate 28 would be formed during the same layering of conductive material pursuant to a wet stacking and layering process. A series of conductive layers are built up in this fashion, and 15 it is therefore possible to custom design or custom build capacitor arrays having any configuration or number of capacitors, of any capacitance value, which may be desirable in a given end product electronic application. An array built in this way 20 saves board space, and can be less costly than manufacturing and mounting upon a board separate capacitors. Thus, a custom designed capacitor array is very desirable.

In a preferred embodiment, two screen heads 25 can produce a capacitor array having four capacitors, however, more screen heads can be used to provide capacitor arrays having a multitude of combinations of capacitance, in various orientations on the array.

Figure 2 shows only conductive layers, and 30 does not specifically show the dielectric, which can be seen in other Figures. Lower middle plates 31a-b, center middle plates 32a-b, and upper middle plates 33a-b are seen in the center of the Figure 35 2. These plates are interleaved with other plates that are located in-between them, namely, plates 39a-b, 40a-b, and 41a-b.

Figure 3 shows a cross-sectional view as taken along line 4-4 of Figure 1. Solder joint 26d is seen at the right side of the Figure, and it communicates electrically with terminal 25d, which 5 also is connected to circuit board 21. Trace 23a is seen on the surface of the circuit board 21. Solder joint 35d holds the array body down upon the circuit board 21, and seen on the left side of Figure 3. Dielectric matrix 36 is seen between 10 upper right plate 30 and lower right plate 28.

In Figure 4, many of the same structures shown in Figure 3 may be seen, including posterior conductive plates 38a-c, which project from one side of the array body 20 to interleave or sandwich 15 between other conductive plates. The other plates include lower middle plate 31a, center middle plate 32a, and upper middle plate 33a which are seen on the right side of Figure 4.

Figure 5 shows a side view of a four capacitor array chip without end terminations, as for example 20 along lines 5-5 of Figures 1 and 2. The outer capacitors C1 and C4 in this particular example are of about the same capacitance value, while the inner capacitors of the array, C2 and C3, also are 25 approximately equal in value. The values are not the same, that is, C2/C3 are at a different capacitance value than the C1/C4 pair. In Figure 5, C2 and C3 contain more conductive electrodes, and a thinner dielectric between electrodes, resulting in a higher capacitance as compared to C1 30 and C4. In this example, and in other examples, precise control of dielectric layer properties can facilitate a capacitance value of 100:1, or greater, or perhaps less, such as a factor of 10:1 35 or less.

Turning now to Figure 6, the electrical schematic shows a diagram of electrical charge that

can be stored in each capacitor C1, C2, C3, and C4 of this particular four capacitor array. In most cases, the positive poles are aligned along the same side of the array, as shown in the particular embodiment of Figure 6. However, other alternative embodiments may be used in which positive and negative poles of the capacitors are aligned opposite each other, or in a staggered configuration, as placed on a circuit board. The configuration depends largely upon the circuit board design and the specific requirements of the electronic circuit board manufacturer.

Turning now to Figure 7, build-ups may be performed according to the wet stacking methods described above to make a dual value capacitor array reproducibly. The capacitor elements at the outer ends of the array (C1 and C4) shown in Figure 7 may be designed to afford a capacitor value of about 1nF, while those at the center of the array (C2 and C3) are designed to achieve a capacitance value of about 100nF (nF = nanofarad). In Figure 7, a top ceramic cover layer 44 and a bottom ceramic cover layer 45 are seen on the upper and lower sides of the array, respectively.

Two complementary pattern targets were designed, such that upon overlaying the layers of the capacitor, the four ends of one capacitor were aligned with the other precisely, in a pattern similar to the normal 0612 target. On the wet stacking process machine the first screenhead (with screen made from one target) may be precisely aligned with a second screenhead within an error of 1-2 mils. The build-up can be completed after a sequence of electrodes are laid out from both the first and second screenheads at various intervals.

The longitudinal cross section of the green chip (prior to sintering) is shown in Figure 7.

Figure 7 shows a dual capacitance chip in longitudinal cross-section showing internal design of the conductive elements, which are separated by dielectric. Six separate "actives" shown as 5 actives 43a-f may be seen on the outer ends of the chip (C1/C4), and these actives are separated by a distance of about 4.38 mils each. On the inner portions of the chip, on C2/C3, eight electrodes 47 are provided, in six sets, as seen on the Figure. 10 Electrodes 46a-g are formed by the first screenhead, while electrodes 47a-f are formed by the second screenhead. Likewise, the electrodes of C1 are formed by the first screenhead, while the electrodes of C2 are formed by the second 15 screenhead.

The design concept shown above in Figure 7 for making the 0612 dual cap value prototype chip may be used to produce a series of multi-capacitor arrays in different package sizes capacitance 20 ratios from ratios as near as about 1:1 to high as about 1:100 or more.

Examples are provided below. In all of these 25 listed examples, barium titanate is used as the dielectric material, which is well known in the industry as a suitable dielectric for capacitors and the like. As to the metals, it is possible to use noble metals as conductive materials. Conductive materials may include metals such as 30 silver, palladium, platinum, or base metals such as nickel and copper.

Figure 8 shows a five capacitor array having two outer capacitors of the same value, and three inner capacitors of a different value. The pattern shown in Figure 5 may be designated ABBBA.

35 Figure 9 reveals a six capacitor array having a pattern denoted AABBA. Two values of capacitance are represented.

In Figure 10, a dual value capacitor array is shown utilizing the pattern ABABAB.

Figure 11 shows a dual value capacitor array, using the pattern AB.

5 Figure 12 is a sketch of a triple value capacitor array, having the pattern ABCCBA. Capacitor arrays having three, four, five, six, or more different and unique capacitance values may be constructed, using many different combinations of 10 geometries or arrangements on the array. Different circuit board requirements will dictate the arrays that may be necessary to implement the invention, and the combinations shown in these Examples are 15 but a few of many that can be implemented using this invention.

It often will be desirable to utilize a dielectric material exhibiting a dielectric constant of approximately 100 or more. A dielectric constant of greater than approximately 20 500 will often be preferred, with a dielectric constant of approximately 3000 being used in some exemplary embodiments. Barium titanate is a preferred dielectric, but other dielectric materials easily could be substituted in the 25 practice of the invention.

Certain lead-based dielectrics, such as  $Pb(Zr,Ti)O_3$  (referred to as PZT), are also suitable for this purpose. The PZT may be doped with Nb, thereby yielding a PNZT material. Various aspects 30 of PZT dielectrics are discussed in U.S. Patent No. 5,625,529 to Lee, incorporated herein by reference.

The various layers located on array body may be protected by a suitable encapsulate. The encapsulate may comprise a primary passivation 35 layer of SiN or the like. A secondary passivation layer of a suitable polymer material may also be provided. One such polymer material that may be

utilized for this purpose is benzocyclobutene (BCB). The use of BCB as a polymer coating to a primary passivation layer is discussed in A.J.G. Strandjord et al., "Photosensitive Benzocyclobutene for Stress-Buffer and Passivation Applications (One Mask Manufacturing Process)" 1997 Electronic Components and Technology Conference, incorporated herein by reference.

In exemplary embodiments, the traces 22a-d and 23a-d may be comprised of a layer of platinum metallization that has been patterned according to conventional processing techniques.

A Chromium/Nickel layer, followed by a Silver/Lead layer, applied by typical processing techniques such as sputtering, is suitable for use as an outer conductive layer on the terminations (not shown). The various layers may be encapsulated as well. The encapsulate material may be patterned, such as by etching, to expose the terminal structures.

This invention provides integrated capacitor arrays having the advantages of being very small while also providing relatively large capacitance values at each capacitor. In some embodiments, integrated circuit fabrication techniques facilitate the integration of ferroelectric materials in a surface mountable electronic device.

This invention may be applied equally as well to multi-element resistor and varistor arrays. That is, the capacitors shown in the Examples of this application could be constructed not as capacitors, but instead constructed as resistors or varistors, with relatively straightforward modifications. To construct a resistor, it would be necessary to substitute a thicker electrode and a thinner dielectric. To construct a varistor, it would likely have the same conductor, but a

different dielectric, such as for example, zinc oxide.

Examples of the invention are provided below.

5

EXAMPLE 1

In this Example, a 0612 four capacitor dual value array (i.e. two separate capacitance values) is provided as shown and described above in connection with Figure 7. The layering or build-ups may be performed according to the methods described above to make a dual value capacitor array having a pattern denoted as ABBA. The capacitor elements at the outer ends of the array (C1 and C4), as shown in Figure 7, are designed to afford a capacitor value of about 1 nF ("nF" denotes a nanoFarad), while those at the center of the array (C2 and C3) are designed to achieve a capacitance value of about 100 nF. A top ceramic cover layer and a bottom ceramic cover layer are provided on the exterior (top and bottom) of the body of the device.

Figure 7 shows this dual capacitance chip in longitudinal cross-section, which reveals its internal design of conductive elements, which are separated by dielectric. Six separate "actives" shown as actives 43a-f may be seen on the outer ends of the chip (C1/C4) separated by a certain fixed distance. On the inner portions of the chip, that is, on C2/C3, eight electrodes 47 are provided, in six sets. Electrodes 46a-g are formed by the first screenhead, while electrodes 47a-f are formed by the second screenhead. Likewise, the electrodes of C1 are formed by the first screenhead, while the electrodes of C2 are formed by the second screenhead.

EXAMPLE 2

In a second Example, an 0508 four element dual capacitance array is provided and constructed having a smaller outer dimension, but the same electrical properties (and the same internal construction) as provided in Example 1. The difference is the case size is smaller in this Example. The outer case package is 80 mils long (i.e. length is usually measured from one termination to another end termination, such as, for example, along line 5-5 in Figure 1). The outer package is 50 mils wide with four capacitor elements. The outer pairs and inner pairs are of a different capacitance, with a sequence of ABBA.

Thus, the outer two capacitors are of the same electrical value, while the inner two capacitors are also of the same capacitative value. This Example provides possible capacitance combinations including the following (shown as an array, i.e. A:B:B:A, respectively):

- a) 100 pF : 1000 pF : 1000 pF : 100 pF;
- b) 1 nF : 10 nF : 10 nF : 1 nF;

or

- c) 1 nF : 100 nF : 100 nF : 1 nF.

EXAMPLE 3

An 0405 two element dual capacitance array is provided that is about 50 mils long and about 40 mils wide in which the termination ends are the longer side (with the two elements having a different capacitance value, per sequence "AB" similar to that design shown in Figure 11). Examples of combinations that may be utilized in this Example include ratios of first values to second values of:

5	a) 100 pF : 1 nF (as 1:100:100:1, for example)
	b) 100 pF : 10 nF (as 10:100:100:10, for example)
	c) 1 nF : 100 nF (as 1:100:100:1, for example)
	d) 10 nF : 100 nF (as 10:100:100:10, for example)
	e) 1 nF : 10 nF (as 1:10:10:1, for example)

Other combinations also are possible, and the  
 10 larger capacitance values could be placed on the  
 outside of the array, as for example, (a) above  
 could be provided as on an array as 100:1:1:100, or  
 even 100:1:100:1. Likewise, numerous combinations  
 are possible using (b) through (e) above as well.

15

EXAMPLE 4

This Example provides an 0612 five element  
 dual capacitance array that is about 120 mils long  
 (i.e. as along C1 to C5 in Figure 8) and about 60  
 20 mils wide with five elements having two different  
 capacitance values in the array (sequence ABBBA).  
 Combinations of arrays that may be constructed by  
 way of this Example include all combinations that  
 may be constructed using two different capacitance  
 25 values, including without limitation, those as  
 follows:

1 nF : 100 nF : 100 nF : 100 nF : 1 nF
--

30

Likewise, an array having the combinations ABABA,  
 AABBB, AABAA, AABBA, BBABB, and others may be  
 constructed.

35

EXAMPLE 5

A 1218 six element dual capacitance array is  
 constructed using an array device that is about 180  
 mils long and about 120 mils wide with six elements  
 in the package having two different capacitance  
 40 values (i.e. for example, using the sequence  
 AABBA; see also Figure 9 for an example on how  
 this arrangement may be implemented). Examples of

various combinations of capacitance that may be utilized in this configuration include (where  $\mu\text{F}$  = microfarads):

5

10 nF : 10 nF : 1 $\mu\text{F}$ : 1 $\mu\text{F}$ : 10 nF : 10 nF
100 nF : 100 nF : 1 $\mu\text{F}$ : 1 $\mu\text{F}$ : 100 nF : 100 nF

10

In another example, a 1218 six element dual capacitance array may be provided using a device that is about 180 mils long and about 120 mils wide with six elements in the package having two different capacitance values (i.e. using the sequence ABABAB, for example). Example of other combinations that could be used include AAABBB, AABBA, AAABAA, AAAAAB, AAAABA, ABBBBA, ABBABA, ABBBBB, ABABAA, ABAAAA, ABBBBB, and others. In this Example, the values could be placed on an array using the configuration ABABAB, as such:

20

100 nF : 1 $\mu\text{F}$ : 100 nF : 1 $\mu\text{F}$ : 100 nF : 1 $\mu\text{F}$
10 nF : 1 $\mu\text{F}$ : 10 nF : 1 $\mu\text{F}$ : 10 nF : 1 $\mu\text{F}$

25

Other combinations could be used as well, with various capacitance values.

#### EXAMPLE 6

A 1218 six element triple value capacitance array can be employed using a device that is about 180 mils long and about 120 mils wide with six elements in the package having three different and unique capacitance values (i.e. using a sequence ABCCBA). Other sequences that can be used include ABABCC, ACBBCA, AABBCC, AABCBC, AACBCB, BBCCAA, BCAAABC, BCABAC, ABCCCC, CBABBB, BACCAC and others which include three different values in the array, and a total of six capacitors. Figure 12, for example, illustrates a triple value capacitance array having

three different, unique capacitance values.  
Examples of combinations include, for example:

5      **10 nF : 100nF : 1  $\mu$ F : 1  $\mu$ F : 100 nF : 10 nF**

EXAMPLE 8

An 0204 two element dual capacitance array may be provided using a device that is about 40 mils long and about 20 mils wide with two elements having different capacitance value (as per the sequence AB; similar to that shown in Figure 11). Examples of combinations include, but are not limited to, the following:

100 pF : 10 nF  
100 pF : 1 nF  
1 nF : 10 nF

20

EXAMPLE 9

A 0603 two element dual capacitance array is a device that is about 60 mils long and about 30 mils wide with two elements having different capacitance values (per sequence AB). Examples of combinations that may be construed include:

25      100 pF : 10 nF  
100 pF : 1 nF  
1 nF : 10 nF

EXAMPLE 10

A 0612 two element dual resistor array is a device that is about 120 mils long and about 60 mils wide with two elements having different resistance values (per sequence AB). Examples of combinations include:

35      1 ohm : 10 ohm  
10 ohm : 100 ohm

40      A similar device may be constructed in smaller case sizes such as 0405 or 0204.

EXAMPLE 11

An 0612 two element dual varistor array is provided using a device that is about 120 mils long and about 60 mils wide with two elements having 5 different voltage variations in the same package (per sequence AB). Examples of combinations that can be used include (where V = volts):

10

5.5V	:	9V
9V	:	18V

The varistor device may be constructed in smaller case sizes such as 0405 and 0204, as well.

15

**CLAIMS:**

1. A capacitor array, comprising  
a first capacitor, the first capacitor  
comprising a first set of capacitor plates, the  
5 first capacitor being capable of storing a  
predetermined electrical charge having a first  
value; and  
a second capacitor, the second capacitor  
comprising a second set of capacitor plates, the  
second capacitor being capable of storing a  
predetermined electrical charge having a second  
value.
2. The capacitor array of claim 1 wherein the  
capacitor plates of the first capacitor and the  
capacitor plates of the second capacitor are formed  
by combining alternating layers of dielectric and  
5 conductive materials.
3. The capacitor array of claim 1  
additionally comprising:  
a third capacitor, the third capacitor  
comprising a third set of capacitor plates, the  
5 third capacitor being capable of storing a  
predetermined electrical charge having a third  
value.
4. The capacitor array of claim 3  
additionally comprising:  
a fourth capacitor, the fourth capacitor  
comprising a fourth set of capacitor plates, the  
5 fourth capacitor being capable of storing a  
predetermined electrical charge having a fourth  
value.
5. The capacitor array of claim 4 wherein the  
second and third capacitors are located on the  
array between the first and fourth capacitors,  
further wherein the first value of the first  
5 capacitor and the fourth value of the fourth  
capacitor are about the same.

6. The capacitor array of claim 5 wherein the second value and the third value are about the same.

7. The capacitor array of claim 1 in which the first value and the second value are not equal.

8. The capacitor array of claim 1 in which the first value and the second value differ from each other by at least a factor of 2.

9. The capacitor array of claim 1 in which the first set of capacitor plates of the first capacitor and the second set of capacitor plates of the second capacitor are formed using more than one screen head.

10. The capacitor array of claim 1 in which:

(a) the first set of capacitor plates comprise at least a first top plate and a first bottom plate;  
(b) the second set of capacitor plates comprise at least a second top plate and a second bottom plate;  
(c) further wherein the first top plate and the second top plate are not aligned at the same vertical level within the array.

11. The capacitor array of claim 1 in which:

(a) the first set of capacitor plates comprise at least a first top plate and a first bottom plate;  
(b) the second set of capacitor plates comprise at least a second top plate and a second bottom plate;  
(c) further wherein the first bottom plate and the second bottom plate are aligned at different vertical levels within the array.

12. The capacitor array of claim 11 in which alignment of plates of the first capacitor and plates of the second capacitor at different vertical levels in the array is facilitated in part by applying conductive material and dielectric in multiple layers during manufacture.

13. A capacitor array, comprising:

5 a first capacitor, the first capacitor comprising a first set of capacitor plates with dielectric between the plates, the first capacitor being capable of storing a predetermined electrical charge having a first value;

10 10 a second capacitor, the second capacitor comprising a second set of capacitor plates with dielectric between the plates, the second capacitor being capable of storing a predetermined electrical charge having a second value;

15 15 a third capacitor, the third capacitor comprising a third set of capacitor plates with dielectric between the plates, the third capacitor being capable of storing a predetermined electrical charge having a third value; and

20 20 a fourth capacitor, the fourth capacitor comprising a fourth set of capacitor plates with dielectric between the plates, the fourth capacitor being capable of storing a predetermined electrical charge having a fourth value.

14. The array of claim 13 in which the first, second, third, and fourth values are not identical.

15. The array of claim 13 in which the first capacitor is located one the first end of the array, and the fourth capacitor is located on the second end of the array.

16. The array of claim 15 in which the first and fourth values are about the same.

17. The array of claim 15 in which the second and third values are about the same.

18. The array of claim 13 in which the total number of different capacitance values among the group comprising: the first value, second value, third value, and fourth values, comprises at least two different capacitance values.

19. The array of claim 13 additionally comprising:

5 a fifth capacitor, the fifth capacitor comprising a fifth set of capacitor plates with dielectric between the plates, the fifth capacitor being capable of storing a predetermined electrical charge having a fifth value.

20. The array of claim 19 wherein the capacitance values of the array may be represented by the designation ABBBA.

21. The array of claim 19 wherein the capacitance values of the array may be represented by the designation ABABA.

22. The array of claim 19 wherein the capacitance values of the array may be represented by the designation AABAA.

23. A capacitor array, comprising:

5 a first capacitor, the first capacitor comprising a first set of capacitor plates with dielectric between the plates, the first capacitor being capable of storing a predetermined electrical charge having a first value;

10 a second capacitor, the second capacitor comprising a second set of capacitor plates with dielectric between the plates, the second capacitor being capable of storing a predetermined electrical charge having a second value;

15 a third capacitor, the third capacitor comprising a third set of capacitor plates with dielectric between the plates, the third capacitor being capable of storing a predetermined electrical charge having a second value; and

20 a fourth capacitor, the fourth capacitor comprising a fourth set of capacitor plates with dielectric between the plates, the fourth capacitor being capable of storing a predetermined electrical charge having a first value;

wherein the first and fourth capacitors each have a exhibit a first value, and the second and

25 third capacitors each exhibit a second value, the first value and second values differing from each other by at least a factor of about 2:1.

24. The capacitor array of claim 23 wherein the first and second values differ from each other by at least a factor of about 10:1.

25. The capacitor array of claim 23 wherein the first and second values differ from each other by at least a factor of 100:1.

26. The capacitor array of claim 23 in which the respective ordering of the capacitors on the array is in the following order: first capacitor, second capacitor, third capacitor, and fourth capacitor, respectively.

27. The capacitor array of claim 23 in which the respective ordering of the capacitors on the array is in the following order: second capacitor, first capacitor, fourth capacitor, and third capacitor, respectively.

28. The capacitor array of claim 23 in which the respective ordering of the capacitors on the array is in the following order: first capacitor, second capacitor, fourth capacitor, and third capacitor, respectively.

5 29. An electrical circuit board having capacitor arrays attached thereto, comprising:

a generally planar board having a plurality of electrical current paths thereon; and

5 a capacitor array comprising  
a first capacitor, the first capacitor comprising a first set of capacitor plates with dielectric between the plates, the first capacitor being capable of storing a predetermined electrical charge having a first value;

10 a second capacitor, the second capacitor comprising a second set of capacitor plates with dielectric between the plates, the second capacitor

15 being capable of storing a predetermined electrical charge having a second value;

20 a third capacitor, the third capacitor comprising a third set of capacitor plates with dielectric between the plates, the third capacitor being capable of storing a predetermined electrical charge having a third value; and

25 a fourth capacitor, the fourth capacitor comprising a fourth set of capacitor plates with dielectric between the plates, the fourth capacitor being capable of storing a predetermined electrical charge having a fourth value.

30. The circuit board of claim 29 in which the first, second, third, and fourth values are not identical.

31. The circuit board of claim 29 in which the first capacitor is located on the first end of the array, and the fourth capacitor is located on the second end of the array.

32. The circuit board of claim 29 in which the first and fourth values are about the same.

33. The circuit board of claim 29 in which the second and third values are about the same.

34. The circuit board of claim 29 in which the total number of different capacitance values among the group comprising: the first value, second value, third value, and fourth values, comprises at least two different capacitance values.

35. The circuit board of claim 29 additionally comprising:

5 a fifth capacitor, the fifth capacitor comprising a fifth set of capacitor plates with dielectric between the plates, the fifth capacitor being capable of storing a predetermined electrical charge having a fifth value.

36. The circuit board of claim 35 wherein the capacitance values of the array may be represented by the designation ABBBA.

37. The circuit board of claim 35 wherein the capacitance values of the array may be represented by the designation ABABA.

38. The circuit board of claim 35 wherein the capacitance values of the array may be represented by the designation AABAA.

39. An electrical circuit board having capacitor arrays attached thereto, comprising:

a generally planar board having a plurality of electrical current paths thereon; and

5 a capacitor array comprising

a first capacitor, the first capacitor comprising a first set of capacitor plates with dielectric between the plates, the first capacitor being capable of storing a predetermined electrical charge having a first value;

10 a second capacitor, the second capacitor comprising a second set of capacitor plates with dielectric between the plates, the second capacitor being capable of storing a predetermined electrical charge having a second value;

15 a third capacitor, the third capacitor comprising a third set of capacitor plates with dielectric between the plates, the third capacitor being capable of storing a predetermined electrical charge having a second value; and

20 a fourth capacitor, the fourth capacitor comprising a fourth set of capacitor plates with dielectric between the plates, the fourth capacitor being capable of storing a predetermined electrical charge having a first value;

25 wherein the first and fourth capacitors each have a exhibit a first value, and the second and third capacitors each exhibit a second value, the

30 first value and second values differing from each other by at least a factor of about 2:1.

40. A method of making a capacitor array, comprising:

(a) providing a plurality of layers of dielectric material;

5 (b) providing a plurality of layers of conductive material, the conductive material being located generally between layers of dielectric material;

10 (c) hardening the conductive material to form conductive plates, the conductive plates being adapted for interconnection to each other or to terminations capable of communicating with a circuit board;

15 (d) stacking the layers of dielectric material and conductive plates in a predetermined arrangement;

(e) spacing the conductive plates to facilitate an appropriate capacitance value between the plates;

20 (f) forming a first capacitor, the first capacitor comprising a first set of capacitor plates, the first capacitor being capable of storing a predetermined electrical charge having a first value; and

(g) forming a second capacitor, the second capacitor comprising a second set of capacitor plates, the second capacitor being capable of storing a predetermined electrical charge having a second value.

41. The method of claim 40 wherein the capacitor plates of the first capacitor and the capacitor plates of the second capacitor are formed by combining alternating layers of dielectric and conductive materials.

42. The method of claim 40 additionally comprising:

5 a third capacitor, the third capacitor comprising a third set of capacitor plates, the third capacitor being capable of storing a predetermined electrical charge having a third value.

43. The method of claim 42 additionally comprising:

5 a fourth capacitor, the fourth capacitor comprising a fourth set of capacitor plates, the fourth capacitor being capable of storing a predetermined electrical charge having a fourth value.

44. The method of claim 43 wherein the second and third capacitors are located on the array between the first and fourth capacitors, further wherein the first value of the first capacitor and the fourth value of the fourth capacitor are about the same.

45. The method of claim 44 wherein the second value and the third value are about the same.

46. The method of claim 40 in which the first value and the second value are not equal.

47. The method of claim 40 in which the first value and the second value differ from each other by at least a factor of 2.

48. The method of claim 40 in which the first set of capacitor plates of the first capacitor and the second set of capacitor plates of the second capacitor are formed using more than one screen head.

49. A resistor array, comprising:

5 a first resistor, the first resistor comprising a first set of plates, the first resistor being capable of resisting an electrical charge by an amount having a first value; and


a second resistor, the second resistor comprising a second set of resistor plates, the second resistor being capable of resisting an electrical charge by an amount having a second value.


50. A varistor array, comprising:

a first varistor, the first varistor comprising a first set of plates, the first varistor being capable of absorbing a voltage transient of an electrical charge by an amount having a first value; and



a second varistor, the second varistor comprising a second set of plates, the second varistor being capable of absorbing a voltage transient of an electrical charge by an amount having a second value.

1/8

**FIG. 1**


**FIG. 2**

3/8

**FIG. 3****FIG. 4**


4/8


C1 C2 C3 C4

**FIG. 5**


C1 C2 C3 C4

+ + + +

**FIG. 6**

**FIG. 7**

6/8



***FIG. 8***

7/8


C1	C2	C3	C4	C5	C6
_____	_____	_____	_____	_____	_____

**FIG. 9**


C1	C2	C3	C4	C5	C6
_____	_____	_____	_____	_____	_____

**FIG. 10**

8/8



**FIG. 11**



**FIG. 12**

## INTERNATIONAL SEARCH REPORT

International application No.  
PCT/US00/35705

## A. CLASSIFICATION OF SUBJECT MATTER

IPC(7) : H01G 4/06, 4/20; H01C 7/10, 7-13

US CL : 361/312, 303; 338/21, 320; 156/89.12

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

U.S. : 361/312, 303, 301.1, 301.2, 301.3, 301.4, 306.1, 306.3, 308.1, 309, 311, 313, 328, 329; 338/21, 320; 156/89.12

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

361/301.1, 301.2, 301.3, 301.4, 306.1, 306.3, 308.1, 309, 311, 313, 328, 329;

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 5,583,738 A (Kohno et al.) 10 December 1996, (10/12/96) entire document.	1-4, 9-13, 15-17, 19-22, 29, 31-33, 35-38, & 41-45
X	US 5,142,439 A (Huggett et al.) 25 August 1992, (25/08/92) fig. 2-3, element 7	1, 4-6
X	US 4,853,827 A (Hernandez) 01 August 1989, (01/08/89) fig. 6 elements 44, 46, col. 5 lines 32-36, see example II.	1, 7-8, 13-14, 18, 23-30, 34, 39-40, & 46-48
X	US 5,334,968 A (Negoro) 02 August 1994, (02/08/94) fig. 2 element 2	49

 Further documents are listed in the continuation of Box C. See patent family annex.

* Special categories of cited documents:	"T"	later document published after the international filing date or priority date and not in conflict with the application but used to understand the principle or theory underlying the invention
*A* document defining the general state of the art which is not considered to be of particular relevance	"X"	document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
*B* earlier document published on or after the international filing date	"Y"	document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
*L* document which may throw doubt on priority claim(s) or which is cited to establish the publication date of another document or other special reason (as specified)		
*O* document referring to an oral disclosure, use, exhibition or other means	"a"	document member of the same patent family
*P* document published prior to the international filing date but later than the priority date claimed		

Date of the actual completion of the international search

05 MARCH 2001

Date of mailing of the international search report

05 APR 2001

Name and mailing address of the ISA/US  
Commissioner of Patents and Trademarks  
Box PCT  
Washington, D.C. 20231

Authorized officer

Kristine Kincaid

Facsimile No. (703) 305-3230

Telephone No. (703) 308-0956

## INTERNATIONAL SEARCH REPORT

International application No.  
PCT/US00/35705

## C (Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 5,153,554 A (Becker et al.) 06 October 1992, (06/10/92) fig. 2, 9a-9c, 10a-10c	50

**INTERNATIONAL SEARCH REPORT**

International application No.

PCT/US00/35705

**Box I Observations where certain claims were found unsearchable (Continuation of item 1 of first sheet)**

This international report has not been established in respect of certain claims under Article 17(2)(a) for the following reasons:

1.  Claims Nos.:  
because they relate to subject matter not required to be searched by this Authority, namely:
  
2.  Claims Nos.:  
because they relate to parts of the international application that do not comply with the prescribed requirements to such an extent that no meaningful international search can be carried out, specifically:
  
3.  Claims Nos.:  
because they are dependent claims and are not drafted in accordance with the second and third sentences of Rule 6.4(a).

**Box II Observations where unity of invention is lacking (Continuation of item 2 of first sheet)**

This International Searching Authority found multiple inventions in this international application, as follows:

Please See Extra Sheet.

1.  As all required additional search fees were timely paid by the applicant, this international search report covers all searchable claims.
  
2.  As all searchable claims could be searched without effort justifying an additional fee, this Authority did not invite payment of any additional fee.
  
3.  As only some of the required additional search fees were timely paid by the applicant, this international search report covers only those claims for which fees were paid, specifically claims Nos.:
  
4.  No required additional search fees were timely paid by the applicant. Consequently, this international search report is restricted to the invention first mentioned in the claims; it is covered by claims Nos.:

**Remark on Protest**

The additional search fees were accompanied by the applicant's protest.  
 No protest accompanied the payment of additional search fees.

**INTERNATIONAL SEARCH REPORT**

International application No.  
PCT/US00/35705

**BOX II. OBSERVATIONS WHERE UNITY OF INVENTION WAS LACKING**  
This ISA found multiple inventions as follows:

This application contains the following inventions or groups of inventions which are not so linked as to form a single inventive concept under PCT Rule 13.1. In order for all inventions to be searched, the appropriate additional search fees must be paid.

Group I, claim(s) 1-48, drawn to a capacitor array/method of forming the capacitor array.  
Group II, claim(s) 49, drawn to a resistor array.  
Group III, claim(s) 50, drawn to a varistor array.

The inventions listed as Groups I, II, III do not relate to a single inventive concept under PCT Rule 13.1 because, under PCT Rule 13.2, they lack the same or corresponding special technical features for the following reasons: Group I is drawn to a capacitor array/method of forming a capacitor array. Group II is drawn to a completely different inventive concept, a resistor array. Group III is drawn to another different inventive concept (different from groups I & II), a varistor array.